

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING



CEC354 ANALOG ICDESIGN

ACADEMIC YEAR: 2023-2024 III YEAR/VI TH Semester Lab Manual

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING CEC334 ANALOG IC DESIGN

L T P C 0 0 4 2

OBJECTIVES: The student should be made to:

- To study the basics of MOS Circuits.
- To analyse the noise characteristics of amplifiers.
- To study the performance parameters of amplifiers.
- To comprehend the compensation techniques
- To understand the detection and testing of faults.

LIST OF EXPERIMENTS:

- 1. Design a CMOS inverter and analyze its characteristics.
- 2. Design a Common source amplifier and analyze its performance.
- 3. Design a Common drain amplifier and analyze its performance.
- 4. Design a Common gate amplifier and analyze its performance.
- 5. Design a differential amplifier with resistive load using transistors.
- 6. Design three stage and five stage ring oscillator circuit and compare its frequencies.
- List of equipment needed for a batch of 30 students (3 in a bench):
- Cadence/Tanner/equivalent EDA Tools -10 User

TOTAL: 30 PERIODS

COURSE OUTCOMES:

At the end of the course, the student should be able to

CO1: Design amplifiers to meet user specifications.

CO2: Analyse the frequency and noise performance of amplifiers.

CO3: Design and analyse feedback amplifiers and one stage op amps .

CO4: Analyse stability of op amp.

CO5: Testing experience of logic circuits.

INDEX

S.No	Name of the Experiment	Page No	Marks Obtained	Signature of the faculty member.
1	Design a CMOS inverter and analyze its characteristics.			
2	Design a Common source amplifier and analyze its performance.			
3	Design a Common drain amplifier and analyze its performance			
4	Design a Common gate amplifier and analyze its performance.			
5	Design a differential amplifier with resistive load using transistors.			
6	Design three stage and five stage ring oscillator circuit and compare its frequencies.			

EX.NO.1 Design a CMOS inverter and analyze its characteristics.

AIM:

To design, synthesize, simulate and implement the CMOS inverter in layout form using Microwind.

APPARATUS REQUIRED :

*PC

*microwind

THEORY:

CMOS inverter consists of a series connection of a PMOS and an NMOS. VDD represents the voltage of logic 1, while the ground represents logic 0. Whenever the input is high or 1, the NMOS is switched on while the PMOS is turned off. Thus output Y is directly connected to the ground and thus comes to be logic 0



CMOS INVERTER

WAVE FORM

(NOTE:Double click in1=> click sinus

set =>AMP =0.1,OFFSET=0.7)



NETLIST

```
CIRCUIT example
IC Technology: CMOS 0.12µm - 6 Metal
VDD 1 0 DC 1.20
List of nodes
" nmos_out3" corresponds to n°3
"N4" corresponds to n°4
"in4" corresponds to n°5
MOS devices
MN1 3 5 1 0 N1 W= 0.90U L= 0.12U
MN2 4 3 3 0 N1 W= 1.02U L= 0.12U
C210 2.578fF
C3 3 0 1.502fF
C440 0.497fF
C5 5 0 0.365fF
 *
n-MOS Model 3:
low leakage
MODEL N1 NMOS LEVEL=3 VTO=0.40 UO=600.000 TOX= 2.0E-9
+LD =0.000U THETA=0.500 GAMMA=0.400
+PHI=0.200 KAPPA=0.060 VMAX=120.00K
+CGSO=100.0p CGDO=100.0p
+CGBO= 60.0p CJSW=240.0p
Transient analysis
.TEMP 27.0
TRAN 0.1N 5.00N
(Pspice)
.PROBE
END
```

1. Open microwind by double clicking on microwind.

- 2.Create new design by click on file-new
- 3.Select model file by click on file->select foundary and select the model file and save the file4.Make
- Verilog file and click on generate
- 5.To run the simulation file
- 6.View the output waveform

	MAXIMUM	MARKS
PARTICULARS	MARKS	OBTAINED
PREPARATION	30	
EXECUTION OF PRACTICAL	30	
CONCLUDING ACTIVITIES	30	
VIVA-VOCE	10	
TOTAL MARKS	100	

EX.NO. 2 DESIGN AND SIMULATE COMMON SOURCE

GENERATE LAYOUT

AIM :

To design, synthesize, simulate and implement the Common source in layout form usingMicrowind.

APPARATUS REQUIRED :

*PC

*microwind

THEORY:

In electronics, a **common-source** amplifier is one of three basic single-stage field-effect transistor (FET) amplifier topologies, typically used as a voltage or transconductance amplifier. The easiest way to tell if a FETis common source, common drain, orcommon gate is to examine where the signal enters and leaves. The remaining terminal is what is known as "common". In this example, the signal enters the gate, and exits the drain. The only terminal remaining is the source. This is a common-source FET circuit. The analogous bipolarjunction transistor circuit is the common-emitter amplifier.

COMMON SOURCE AMPLIFIER:

BLOCK DIAGRAM:



MICROWIND LAYOUT



(NOTE:Double click in1=> click sinus

set =>AMP =0.05,OFFSET=0.5)



NET LIST

```
CIRCUIT example
* IC Technology: CMOS 0.12µm - 6 Metal
VDD 1 0 DC 1.20
* List of nodes
* " nmos_out1" corresponds to n°3
* "N5" corresponds to n°5
* "in1" corresponds to n°6
* MOS devices
MN1 5 6 3 0 N1 W= 1.02U L= 0.12U
MP1 1 3 3 1 P1 W= 1.80U L= 0.12U
C210 3.555fF
C3 3 0 2.291fF
C550 0.497fF
C660 0.494fF
* n-MOS Model 3 :
* low leakage
.MODEL N1 NMOS LEVEL=3 VTO=0.40 UO=600.000 TOX= 2.0E-9
+LD =0.000U THETA=0.500 GAMMA=0.400
+PHI=0.200 KAPPA=0.060 VMAX=120.00K
+CGSO=100.0p CGDO=100.0p
+CGBO= 60.0p CJSW=240.0p
* p-MOS Model 3:
* low leakage
.MODEL P1 PMOS LEVEL=3 VTO=-0.45 UO=200.000 TOX= 2.0E-9
+LD =0.000U THETA=0.300 GAMMA=0.400
+PHI=0.200 KAPPA=0.060 VMAX=110.00K
+CGSO=100.0p CGDO=100.0p
+CGBO= 60.0p CJSW=240.0p
*
 * Transient analysis
.TEMP 27.0
.TRAN 0.1N 5.00N
* (Pspice)
.PROBE
.END
```

- Open microwind by double clicking on microwind.
 Create new design by click on file-new
- 3.Select model file by click on file->select foundary and select the model file and save the file 4.Make Verilog file and click on generate
- 5.To run the simulation file
- 6. View the output waveform

PARTICULARS	MAXIMUM MARKS	MARKS OBTAINED
PREPARATION	30	
EXECUTION OF PRACTICAL	30	
CONCLUDING ACTIVITIES	30	
VIVA-VOCE	10	
TOTAL MARKS	100	

RESULT:

Thus the common source schematic form was designed and simulated using microwind

EX.NO. 3 DESIGN AND SIMULATE COMMON DRAIN

GENERATE LAYOUT

AIM :

To design, synthesize, simulate and implement the CMOS drain in layout form usingMicrowind.

APPARATUS REQUIRED :

*PC

*microwind

THEORY:

A common-drain amplifier is one in which the input signal is applied to the gate and the output is taken from the source, making the drain common to both. Because it is common, there is no need for a drain resistor. A common-drain amplifier is shown below. A common-drain amplifier is also called a source-follower.

COMMON DRAIN AMPLIFIER:



5 lambda.		. <u>.</u>	<u> </u>	
0.300µm				2
· ·		🕅 vdd+		
				· · ·
· ·				
· ·				
		e de la companya de l	· · · · · · ·	
		e de la companya de l		
	vss-			
	<u>vss-</u>			
	in4	國		
	out3			

(NOTE:Double click in1=> click sinus

set =>AMP =0.1,OFFSET=0.7)



NET LIST:

```
CIRCUIT example
* IC Technology: CMOS 0.12µm - 6 Metal
VDD 1 0 DC 1.20
*
* List of nodes
* " nmos_out3" corresponds to n°3
* "N4" corresponds to n°4
* "in4" corresponds to n°5
*
* MOS devices
MN1 3 5 1 0 N1 W= 0.90U L= 0.12U
MN2 4 3 3 0 N1 W= 1.02U L= 0.12U
*
C2 1 0 2.578fF
C3 3 0 1.502fF
C4 4 0 0.497fF
C5 5 0 0.365fF
*
* n-MOS Model 3 :
* low leakage
.MODEL N1 NMOS LEVEL=3 VTO=0.40 UO=600.000 TOX= 2.0E-9
+LD =0.000U THETA=0.500 GAMMA=0.400
+PHI=0.200 KAPPA=0.060 VMAX=120.00K
+CGSO=100.0p CGDO=100.0p
+CGBO= 60.0p CJSW=240.0p
*
* Transient analysis
*
.TEMP 27.0
.TRAN 0.1N 5.00N
* (Pspice)
.PROBE
.END
```

- 1. Open microwind by double clicking on microwind.
- 2.Create new design by click on file-new
- 3.Select model file by click on file->select foundary and select the model file and save the file
- 4.Make Verilog file and click on generate
- 5.To run the simulation file
- 6.View the output waveform

	MAXIMUM	MARKS
PARTICULARS	MARKS	OBTAINED
PREPARATION	30	
EXECUTION OF PRACTICAL	30	
CONCLUDING ACTIVITIES	30	
VIVA-VOCE	10	
TOTAL MARKS	100	

RESULT:

Thus the common drain schematic form was designed and simulated using microwind

2

EX.NO. 4 DESIGN AND SIMULATE COMMON

GATE GENERATE LAYOUT

AIM :

To design, synthesize, simulate and implement the CMOS gate in layout form using Microwind.

APPARATUS REQUIRED :

*PC

*microwind

THEORY:

In common source amplifier and source follower circuits, the input signal is applied to the gate of a MOSFET. It is also possible to apply the input signal to the source terminal by keeping common gate terminal. This type of amplifier is called as common gate amplifier.

Common Gate Amplifier:



5 lambda.			
0.300µm			mmos out1
· · · ·		dd+	
L			
	· · · · ·	a	
	e e e e	e e se esta	
	·		· · · · ·
	vss-		
	Kin1		
	out1////////////////////////////////////		

```
NETLIST:
*
* IC Technology: CMOS 0.12µm - 6 Metal
VDD 1 0 DC 1.20
*
* List of nodes
* " nmos_out1" corresponds to n°3
* "N4" corresponds to n°4
* "N5" corresponds to n°5
* "in1" corresponds to n°6
*
* MOS devices
MN1 5 6 3 0 N1 W= 0.90U L= 0.12U
MN2 4 6 3 0 N1 W= 1.02U L= 0.12U
*
C2 1 0 2.262fF
C3 3 0 1.153fF
C4 4 0 0.497fF
C5 5 0 0.475fF
C660 0.737fF
*
* n-MOS Model 3 :
* low leakage
.MODEL N1 NMOS LEVEL=3 VTO=0.40 UO=600.000 TOX= 2.0E-9
+LD =0.000U THETA=0.500 GAMMA=0.400
+PHI=0.200 KAPPA=0.060 VMAX=120.00K
+CGSO=100.0p CGDO=100.0p
+CGBO= 60.0p CJSW=240.0p
*
* Transient analysis
*
.TEMP 27.0
.TRAN 0.1N 5.00N
* (Pspice)
.PROBE
.END
```



- 1. Open microwind by double clicking on microwind.
- 2.Create new design by click on file-new
- 3.Select model file by click on file->select foundary and select the model file and save the file 4.Make Verilog file and click on generate
- 5.To run the simulation file
- 6. View the output waveform



	MAXIMUM	MARKS
PARTICULARS	MARKS	OBTAINED
PREPARATION	30	
EXECUTION OF PRACTICAL	30	
CONCLUDING ACTIVITIES	30	
VIVA-VOCE	10	
TOTAL MARKS	100	

RESULT:

Thus the common gate schematic form was designed and simulated using microwind

EX.NO. 5 Design a differential amplifier with resistive load using transistors

AIM :

To design, synthesize, simulate and implement the differential amplifier with resistive load using transistors in layout form using Microwind.

APPARATUS REQUIRED :

*PC

*microwind

THEORY: Differential amplifiers are used as a means of suppressing common-mode noise. In this way, common-mode noise superimposed on the op amp input stage is eliminated. However, if noise is superimposed on the GND or power supply of the op amp, this noise will be superimposed on the output.

DIFFERENTIAL AMPLIFIER:









NETLIST

CIRCUIT Z:\mw-tools\Export dsch2\diff_amp.sch * IC Technology: CMOS 0.12µm - 6 Metal VDD 1 0 DC 1.20 * List of nodes * " pmos_out1" corresponds to n°3 * " nmos_w1" corresponds to n°5 * " nmos_w2" corresponds to n°6 * "N7" corresponds to n°7 * "N8" corresponds to n°8 * "N9" corresponds to n°9 * MOS devices MN1 0 7 6 0 N1 W= 1.02U L= 0.12U MN2 6 8 3 0 N1 W= 1.02U L= 0.12U MN3 6 9 5 0 N1 W= 1.02U L= 0.12U MP1 1 5 3 1 P1 W= 1.98U L= 0.12U MP2 1 5 5 1 P1 W= 1.80U L= 0.12U C2 1 0 7.473fF C3 3 0 1.826fF C5 5 0 3.071fF C6 6 0 1.903fF C770 0.296fF C8 8 0 0.296fF C990 0.296fF * n-MOS Model 3 : * low leakage .MODEL N1 NMOS LEVEL=3 VTO=0.40 UO=600.000 TOX= 2.0E-9 +LD =0.000U THETA=0.500 GAMMA=0.400 +PHI=0.200 KAPPA=0.060 VMAX=120.00K +CGSO=100.0p CGDO=100.0p +CGBO= 60.0p CJSW=240.0p * p-MOS Model 3: * low leakage .MODEL P1 PMOS LEVEL=3 VTO=-0.45 UO=200.000 TOX= 2.0E-9 +LD =0.000U THETA=0.300 GAMMA=0.400 +PHI=0.200 KAPPA=0.060 VMAX=110.00K +CGSO=100.0p CGDO=100.0p +CGBO= 60.0p CJSW=240.0p * Transient analysis .TEMP 27.0 .TRAN 0.1N 5.00N * (Pspice) .PROBE

.END

1. Open microwind by double clicking on microwind.

- 2.Create new design by click on file-new
- 3.Select model file by click on file->select foundary and select the model file and save the file
- 4.Make Verilog file and click on generate
- 5.To run the simulation file
- 6. View the output waveform

	MAXIMUM	MARKS
PARTICULARS	MARKS	OBTAINED
PREPARATION	30	
EXECUTION OF PRACTICAL	30	
CONCLUDING ACTIVITIES	30	
VIVA-VOCE	10	
TOTAL MARKS	100	

RESULT:

Thus the differential amplifier with resisitive load schematic form was designed and simulated using microwind

EX.NO. 6 Design three stage and five stage ring oscillator circuit and compare its frequencies.

AIM :

To design, synthesize, simulate and implement the three stage and five stage ring oscillator circuit and compare its frequencies.

APPARATUS REQUIRED :

*PC

*microwind

THEORY: The ring oscillator is "an odd number of inverters are connected in a series form with positive feedback & output oscillates between two voltage levels either 1 or zero to measure the speed of the process. In place of inverters, we can define it with NOT gates also. These oscillators have an 'n' odd number of inverters. For instance, if this oscillator has 3 <u>inverters</u> then it is called a three-stage ring oscillator. If the inverter count is seven then it is seven stage ring oscillator. The number of inverter stages in this oscillator mainly depends on the frequency which we want to generate from this oscillator.

3 STAGE RING OSCILLATOR:







5 STAGE RING OSCILLATOR:







Elprocus.com







Calcualation:

The frequency of oscillation formula for this oscillator is F=1/2nTHere T=time delay for single inverter N=number of inverters in the oscillator.

3 stage ring oscillator frequency: F=1/2*3*2=0.08 HZ

5 stage ring oscillator frequency: F=1/2*5*3=0.033HZ

- 1. Open microwind by double clicking on microwind.
- 2.Create new design by click on file-new
 3.Select model file by click on file->select foundary and select the model file and save the file
 4.Make Verilog file and click on generate
- 5.To run the simulation file
- 6.View the output waveform

	MAXIMUM	MARKS
PARTICULARS	MARKS	OBTAINED
PREPARATION	30	
EXECUTION OF PRACTICAL	30	
CONCLUDING ACTIVITIES	30	
VIVA-VOCE	10	
TOTAL MARKS	100	

RESULT:

Thus the three stage and five stage ring oscillator circuit and compare its frequencies.schematic form was designed and simulated usingmicrowind

